



## **GaN High Power Electronics**

**by Kenneth A. Jones, Timothy A. Walsh, Randy P. Tompkins,  
Iskander G. Batyrev, Michael A. Derenge, Kevin W. Kirchner,  
and Cuong B. Nguyen**

**ARL-TR-5455**

**February 2011**

## **NOTICES**

### **Disclaimers**

The findings in this report are not to be construed as an official Department of the Army position unless so designated by other authorized documents.

Citation of manufacturer's or trade names does not constitute an official endorsement or approval of the use thereof.

Destroy this report when it is no longer needed. Do not return it to the originator.



# **Army Research Laboratory**

Adelphi, MD 20783-1197

---

---

**ARL-TR-5455**

**February 2011**

---

## **GaN High Power Electronics**

**Kenneth A. Jones, Timothy A. Walsh, Randy P. Tompkins,  
Iskander G. Batyrev, Michael A. Derenge, Kevin W. Kirchner,  
and Cuong B. Nguyen  
Sensors and Electron Devices Directorate, ARL**

REPORT DOCUMENTATION PAGE			Form Approved OMB No. 0704-0188		
<p>Public reporting burden for this collection of information is estimated to average 1 hour per response, including the time for reviewing instructions, searching existing data sources, gathering and maintaining the data needed, and completing and reviewing the collection information. Send comments regarding this burden estimate or any other aspect of this collection of information, including suggestions for reducing the burden, to Department of Defense, Washington Headquarters Services, Directorate for Information Operations and Reports (0704-0188), 1215 Jefferson Davis Highway, Suite 1204, Arlington, VA 22202-4302. Respondents should be aware that notwithstanding any other provision of law, no person shall be subject to any penalty for failing to comply with a collection of information if it does not display a currently valid OMB control number.</p> <p><b>PLEASE DO NOT RETURN YOUR FORM TO THE ABOVE ADDRESS.</b></p>					
1. REPORT DATE (DD-MM-YYYY) February 2011		2. REPORT TYPE DSI		3. DATES COVERED (From - To) October 2009 to September 2010	
4. TITLE AND SUBTITLE GaN High Power Electronics			5a. CONTRACT NUMBER		
			5b. GRANT NUMBER		
			5c. PROGRAM ELEMENT NUMBER		
6. AUTHOR(S) Kenneth A. Jones, Timothy A. Walsh, Randy P. Tompkins, Iskander G. Batyrev, Michael A. Derenge, Kevin W. Kirchner, and Cuong B. Nguyen			5d. PROJECT NUMBER		
			5e. TASK NUMBER		
			5f. WORK UNIT NUMBER		
7. PERFORMING ORGANIZATION NAME(S) AND ADDRESS(ES) U.S. Army Research Laboratory ATTN: RDRL-SED-E 2800 Powder Mill Road Adelphi MD 20783-1197			8. PERFORMING ORGANIZATION REPORT NUMBER ARL-TR-5455		
9. SPONSORING/MONITORING AGENCY NAME(S) AND ADDRESS(ES)			10. SPONSOR/MONITOR'S ACRONYM(S)		
			11. SPONSOR/MONITOR'S REPORT NUMBER(S)		
12. DISTRIBUTION/AVAILABILITY STATEMENT Approved for public release; distribution unlimited.					
13. SUPPLEMENTARY NOTES					
14. ABSTRACT <p>This report details work from the Director's Strategic Initiative (DSI) on Gallium Nitride (GaN) High Power Electronics in which GaN devices are assessed compared to those fabricated from silicon carbide (SiC). For low power applications (&lt;1500 V), GaN diodes have a lower on-resistance and less loss than their SiC counterparts because the critical breakdown field and electron mobility are larger. We expect this will also be true for high power electronic (HPE) GaN high electron mobility transistors (HEMTs) compared to SiC metal-oxide semiconductor field-effect transistors (MOSFETs). However, GaN devices are not yet manufacturable because the uniformity of the material across the wafer, and therefore the device properties, vary greatly. While the work at the U.S. Army Research Laboratory (ARL) does not yet match the best work being done in Japan, the reasons for this have been identified as the relatively large carbon background impurity concentration in traditionally grown metal-organic chemical vapor deposition (MOCVD) GaN films and the relatively large resistance of hydride vapor phase epitaxy (HVPE) GaN substrates. Using nontraditional MOCVD growth methods, more heavily doped HVPE GaN substrates, and GaN single crystals that have very recently become available, we expect be able to determine if a process can be developed to manufacture GaN devices that have superior properties to those made from SiC for some important Army applications.</p>					
15. SUBJECT TERMS Gallium nitride, power electronics, diodes, transistors					
16. SECURITY CLASSIFICATION OF:			17. LIMITATION OF ABSTRACT  UU	18. NUMBER OF PAGES  36	19a. NAME OF RESPONSIBLE PERSON Kenneth A. Jones
a. REPORT Unclassified	b. ABSTRACT Unclassified	c. THIS PAGE Unclassified			19b. TELEPHONE NUMBER (Include area code) (301) 394-2005

---

## Contents

---

<b>List of Figures</b>	<b>iv</b>
<b>List of Tables</b>	<b>v</b>
<b>Acknowledgments</b>	<b>vi</b>
<b>1. Introduction</b>	<b>1</b>
1.1 Rationale.....	1
1.2 Challenges .....	3
<b>2. Approach</b>	<b>4</b>
<b>3. Results</b>	<b>5</b>
3.1 Schottky Diodes .....	5
3.2 Ion Implantation .....	17
3.3 HPE HEMTs.....	19
<b>4. Future Work.</b>	<b>20</b>
<b>5. Conclusions</b>	<b>21</b>
<b>6 References</b>	<b>23</b>
<b>List of Symbols, Abbreviations, and Acronyms</b>	<b>25</b>
<b>Distribution List</b>	<b>28</b>

---

## List of Figures

---

Figure 1. Plot of the theoretical specific on-resistance as a function of the breakdown voltage for silicon (Si), SiC, and GaN along with experimental values that have been obtained by a number of researchers. ....	2
Figure 2. The process for creating wafers grown by HVPE. ....	5
Figure 3. Schematic diagrams of SDs with (a) front side contacts and an insulating substrate, and (b) backside contacts and a conducting substrate. ....	6
Figure 4. Example of the initial (a) $i$ -V and (b) C-V curves for films grown on any substrate. ....	7
Figure 5. $i$ -V curves for SDs fabricated from (a) MOCVD film Si-doped to $5.2 \times 10^{16} \text{ cm}^{-3}$ , (b) HVPE GaN substrate doped $1.6 \times 10^{16} \text{ cm}^{-3}$ , and (c) HVPE GaN substrate doped $3.9 \times 10^{15} \text{ cm}^{-3}$ . ....	8
Figure 6. (a) Layout of the diodes in a unit cell. (b) Layout of the cells on $\sim 1 \times 1 \text{ cm}$ wafer. (c) The four quarters of a $1 \times 1 \text{ cm}$ wafer. (d) The four quarters of a 2 in diameter wafer, and the four quarters within a quartered wafer. ....	12
Figure 7. The distribution of $V_{BR}$ for diodes with different diameters for the (a) more heavily, and (b) more lightly doped GaN substrate. ....	15
Figure 8. Plot of $\phi_b$ vs. $n$ for diodes with different diameters for the (a) more heavily and (b) more lightly doped GaN substrate. ....	16
Figure 9. The x-ray rocking curve peak widths for the symmetric and asymmetric reflections in each of the four quarters of the wafer for the (a) more heavily and (b) more lightly doped GaN substrates. ....	17
Figure 10. (a) TEM of a stacking fault produced by ion implantation and (b) the deep donor state associated with them as predicted by our DFT modeling. ....	18
Figure 11. Contact resistance plotted as a function of the annealing temperature for a sample doped to (a) $3.56 \times 10^{17}$ or (b) $6.67 \times 10^{16} \text{ cm}^{-3}$ . Broken lines (— — —) represent implanted samples; solid lines (————) represent samples that were not implanted. Circles (●●) represent samples annealed for 2 min, squares (■) for 5 min, and triangles (▲▲) for 10 min. ....	19
Figure 12. Schematic of a lateral high power electronic HEMT. ....	20
Figure 13. Plot of the ideal breakdown voltage as a function of the specific on resistance for AlN, as well as for Si, SiC, and GaN. ....	21

---

## List of Tables

---

Table 1. Values for some physical parameters for Si, 4H-SiC, and GaN.....	2
Table 2. Electrical parameters for SDs fabricated from (a) MOCVD film Si-doped to $5.2 \times 10^{16} \text{ cm}^{-3}$ , (b) UID MOCVD film grown on sapphire at 500 Torr, (c) HVPE GaN substrate doped $1.6 \times 10^{16} \text{ cm}^{-3}$ , and (d) HVPE GaN substrate doped $3.9 \times 10^{15} \text{ cm}^{-3}$ .....	9
Table 3. The maximum values for (a) $V_{BR}$ and (b) FOM in each cell of each diode diameter of 30, 100, 200, or 300 $\mu\text{m}$ . .....	14

---

## Acknowledgments

---

We would like to thank Prof. Shadi Shahedipour and her students at the State University of New York (SUNY)-Albany for supplying us Schottky diode and high electron mobility transistor (HEMT) structures and their many stimulating conversations; Mr. Greg Mulholland and his colleagues at Kyma Technologies for supplying us hydride vapor phase epitaxy (HVPE) gallium nitride (GaN) substrates through their Small Business Innovation Research (SBIR) Phase I program with the Army; and Dr. Andrew Allerman (Sandia National Laboratories), Dr. Joshua Robinson (Penn State), and Prof. Alan Doolittle (Georgia Institute of Technology) for supplying some of the GaN films.

---

# 1. Introduction

---

## 1.1 Rationale

Gallium nitride (GaN) high power electronic (HPE) devices have the potential to outperform those made from 4H-silicon carbide (SiC), the polytype used for HPE devices, because it has a larger critical electric field,  $\xi_C$ , the field at which the device breaks down – 3.5 versus 2.5 MV/cm. This is due primarily to GaN’s larger energy gap,  $E_G$  – 3.39 eV versus 3.25 eV. GaN also has a slightly larger electron mobility,  $\mu$  – 930 versus 900 cm<sup>2</sup>/V·s.

These qualities enable GaN to theoretically have better device properties. One of these properties is the minimum thickness for the device, which is the width of the depletion layer when the device breaks down,  $W_B$ , so that the depletion layer will not ‘punch through’ the device before it breaks down. It can be expressed,

$$W_B = 2V_B/\xi_C, \quad (1)$$

where  $V_B$  is the breakdown voltage. The maximum doping level in the drift region,  $n_{dmx} \propto W_B^2$  so,

$$n_{dmx} = (\varepsilon \xi_C^2)/(2qV_B), \quad (2)$$

where  $\varepsilon$  is the electric permittivity. Thus, GaN can be more heavily doped. Combined with the higher mobility, this enables GaN to have a smaller specific on-resistance,  $R_{ON\cdot sp}$ , for a given  $V_B$ , where

$$R_{ON\cdot sp} = 4V_B^2/\mu\varepsilon\xi_C^3. \quad (3)$$

This is one of the most important parameters because it determines the loss when the device is turned on. As a result, the figure of merit (FOM) is defined as

$$FOM = V_B^2/R_{ON\cdot sp}, \quad (4)$$

and it is illustrated in the theoretical plot of  $R_{ON\cdot sp}$  versus  $V_B$  in figure 1, along with some of the better experimental values. Note that the experimental value recently achieved by the Japanese (1) exceeds the theoretical value for 4H-SiC, even though it was achieved using a relatively poor GaN substrate containing  $>10^6$  dislocations/cm<sup>2</sup>. The relative FOM (RFOM) is the ratio of the FOMs for a given material, and the value for GaN shown in table 1 is 2.75 times larger than it is for 4H-SiC even though the ratio of the critical fields is only 1.4 because  $R_{ON\cdot sp} \propto \xi_C^{-3}$ .




Figure 1. Plot of the theoretical specific on-resistance as a function of the breakdown voltage for silicon (Si), SiC, and GaN along with experimental values that have been obtained by a number of researchers.

Table 1. Values for some physical parameters for Si, 4H-SiC, and GaN.

	Si	SiC	GaN
$\epsilon/\epsilon_0$	11.8	9.7	9.5
$\mu_n(\text{cm}^2/\text{V}\cdot\text{s})$	1100	900	930
$\xi_C(\text{V}/\text{cm})$	$.25 \times 10^6$	$2.5 \times 10^6$	$3.5 \times 10^6$
$W_B(\mu\text{m})$	80	8.0	5.7
$n_d(\text{cm}^{-3})$	$2.0 \times 10^{14}$	$1.9 \times 10^{16}$	$3.2 \times 10^{16}$
$R_{\text{on-sp}}(\text{m}\Omega/\text{cm}^2)$	220	0.33	0.12
RFOM		667	1830

Another advantage GaN has is that it can form solid solutions with other group III elements, such as aluminum (Al), to form aluminum gallium nitride (AlGaIn). The energy gap increases with the Al concentration, as does  $\xi_C$ , suggesting that AlGaIn might be the HPE semiconductor material of the future following SiC/GaN. The ability to form a solid solution also increases the diversity of the devices one can fabricate. An important type of device is the high electron mobility transistor (HEMT), in which a two-dimensional electron gas (2DEG) with a larger electron mobility than is found in the bulk is created at the AlGaIn/GaN interface. The mobility



is larger because the electrons are supplied by donors in the AlGa<sub>N</sub>, which are separated from the 2DEG so that they do not scatter the electrons as effectively. Also, the AlGa<sub>N</sub>/Ga<sub>N</sub> interface can be very smooth, because the AlGa<sub>N</sub> grows epitaxially on the Ga<sub>N</sub> and does not contain mismatch dislocations when its thickness is less than its critical thickness. This high mobility, which can be as large as 2500 cm<sup>2</sup>/V·s, can lead to a small channel resistance, a resistance that can dominate  $R_{ON,sp}$  for  $V_B < 3000$  V.

On the other hand, SiC is a compound with a fixed composition. Second phases are formed, as opposed to solid solutions, when the group IV elements, carbon (C), Si, or germanium (Ge), are added to it. In order to form a 2DEG, a dielectric, usually silicon dioxide (SiO<sub>2</sub>), has to be grown or deposited on the SiC. This complex interface contains many defects and can be rough, especially if the oxide is grown as it usually is, and they have so far limited the channel mobility to ~25 cm<sup>2</sup>/V·s. This limitation has caused the channel resistance to be the dominate resistance for  $R_{ON,sp}$  in the SiC metal-oxide-semiconductor field effect transistors (MOSFETs) that are currently being used.

Another advantage of Ga<sub>N</sub> is that its dominant crystal structure is the hexagonal 2H structure. While the cubic 3C structure has been seen in stacking faults near the hetero-interface caused by the mismatch between the Ga<sub>N</sub> film and the substrate, this phase is not nearly as stable as the 2H phase. Also, there is no evidence that applying a large current will alter the 2H phase. On the other hand, SiC has ~250 phases—sometimes called polytypes—of which the most common are the 3C, 4H, and 6H polytypes. These structures differ only in how their close packed planes are stacked on top of each other. 3C is said to have an AαBβCγAα..., 4H an AαBβAαCγAα... and 6H an AαBβCγAαCγBβAα... structure, where the Latin letter represents the Si atoms and the Greek letters represent the C atoms. The 4H structure is the desired structure for HPE electronics, and it has been shown that when large electrical currents are passed through it, the 4H structure is converted into 3C in some regions, and the associated stacking faults cause the on-resistance to increase with time (2). This problem can be minimized by greatly reducing the concentration of basal plane dislocations that catalyze the transformation from 4H → 3C, but this process is expensive.

The final advantage is that more money is being invested in Ga<sub>N</sub> than any other semiconductor except Si because of the great interest in blue/ultraviolet (UV) emitters and detectors, and higher power radio frequency (RF) HEMTs. These considerable investments can be leveraged for Ga<sub>N</sub> HPE.

## 1.2 Challenges

Ga<sub>N</sub> device structures contain a large number of crystalline defects, most of which are dislocations created by the mismatch between the Ga<sub>N</sub> film and the substrate on which it is grown. The structure is a heterostructure—that is, the film and substrate are different materials—and the difference in their lattice parameters is accommodated by the formation of misfit dislocations. Foreign substrates are required because, until very recently, large good

quality GaN crystals have not been grown. They cannot be grown in the traditional manner because GaN sublimates at normal pressures, and the nitrogen ( $N_2$ ) partial pressure in equilibrium with the GaN is extraordinarily high at reasonable growth pressures (3). As a result, the GaN films are grown primarily on (0001) oriented sapphire ( $Al_2O_3$ ), which has a 13% mismatch, or (0001) SiC, which has a 3.5% mismatch. Even though the dislocation concentration is larger at the film/substrate interface, a large number of dislocations, called threading dislocations, propagate through the film. Typically, there are  $\sim 10^9$  threading dislocations/cm<sup>2</sup> in the GaN films grown by metal-organic chemical vapor deposition (MOCVD) and  $\sim 10^{10}$  in films grown by molecular beam epitaxy (MBE), when they are deposited on either substrate.

The challenges are to determine which types of dislocations are the most detrimental and reduce their concentration near the top surface of the GaN, where the devices are fabricated or the largest electrical stress is applied to them.

---

## 2. Approach

---

Our approach is to fabricate devices using the newly developed GaN substrates and compare them with devices made using GaN films grown on sapphire or SiC substrates. The devices being fabricated are Schottky diodes (SDs) and HEMTs, with the initial primary emphasis being on the SDs. The new substrates that are being investigated are ones being grown by hydride vapor phase epitaxy (HVPE) (4) and ammonothermal growth (5).

In HVPE growth thick GaN films are usually grown on sapphire substrates, and then the substrate is removed by rapidly heating the GaN film that absorbs light from a laser with a wavelength that is transparent to sapphire. The rapid thermal expansion of the GaN causes it to “pop off.” This thick film is then used as a substrate for growing homoepitaxial GaN films that are >1 mm thick from which wafers can be cut. The process is illustrated in figure 2. The reason that the HVPE technique is used is because the growth rate is much faster than other growth methods. Typical HVPE growth rates range from 10–50  $\mu\text{m/h}$ , which is high compared to an MOCVD growth rate of 12  $\mu\text{m/h}$  and an MBE growth rate of 0.20.4  $\mu\text{m/h}$ . The advantage of using these wafers is that they contain only  $\sim 10^6$  dislocations/cm<sup>2</sup>, as the threading dislocations tend to grow out of the films as they become thicker. However, in addition to containing a relatively large dislocation concentration, they also contain domains separated from each other by low angle grain boundaries (LAGBs), which can be formed by the bunching of some dislocations.




Figure 2. The process for creating wafers grown by HVPE.

The ammonothermal crystals are grown in an autoclave containing supercritical ammonia ( $\text{NH}_3$ ),  $\text{NH}_3$  at pressures where the vapor cannot be distinguished from the liquid, and GaN feedstock at pressures of 0.1–0.3 GPa and relatively low temperatures, 400–600 °C. The crystals that are grown can be as large as 2 inches in diameter, and they have very good crystal quality. They contain only  $\sim 10^3$  dislocations/cm<sup>2</sup> and their x-ray rocking curve peak width can be as low as 16 in, compared to  $\sim 75$  in for the best HVPE substrates and  $\sim 200$  in for the best MOCVD films. In addition, they can be doped  $>10^{18}$  cm<sup>-3</sup> and have a resistivity of  $10^{-2}$  to  $10^{-3}$  Ω·cm, which translates into a specific resistance of 0.35–0.035 mΩ·cm<sup>2</sup> for 350 μm thick wafers.

In the long term we would like to be able to grow AlGaIn on high quality aluminum nitride (AlN) substrates in such a way that the dislocations are confined to the region of the interface, and only a few propagate up to the AlGaIn surface where the devices are fabricated and/or the high electrical stress points occur. This would enable us to grow AlGaIn of any composition with low concentrations of dislocations for any Al content. This has already been achieved in silicon-germanium (SiGe) film growth on Si substrates by grading the SiGe layer or growing superlattice steps with an increasing Ge concentration (6). This work is being pursued under a Director's Research Initiative (DRI) with the possibility that it will be transferred to the multi-scale modeling program. This work would couple nicely with this DSI.

### 3. Results

#### 3.1 Schottky Diodes

Schottky diodes were fabricated on unintentionally doped (UID) GaN films grown on a sapphire or HVPE GaN substrate to a thickness of  $\sim 6$  μm, and the results are compared. UID films were used because the literature shows that typically such films are doped n-type with Si and/or oxygen (O) to  $\sim 10^{16}$  cm<sup>-3</sup>. This value is  $\sim 10^2$  larger than it is for gallium arsenide (GaAs)

because the growth temperature for GaN is substantially higher,  $\sim 1050^\circ\text{C}$ , compared to  $\sim 600^\circ\text{C}$  for GaAs. Higher temperatures are required because the hydrogen (H) is more strongly bonded to the N in  $\text{NH}_3$  than it is bonded to the arsenic (As) in arsine ( $\text{AsH}_3$ ). In addition,  $\text{NH}_3$  is not generally as pure as  $\text{AsH}_3$ , because purity in GaN is not yet as important an issue as it is for GaAs.

The comparisons must take into account that the diodes are fabricated differently because, being an insulator, current cannot be passed through the  $\text{Al}_2\text{O}_3$ . As a result contacts have to be made to a heavily doped ( $\sim 10^{19}\text{ cm}^{-3}$ ) GaN film by etching down to it, as illustrated in figure 3a. On the other hand, no etching is required to fabricate the SD on the GaN film grown on the GaN substrate because it has a backside contact, as shown in figure 3b. The good news for the SD on the sapphire substrate is that there is no substrate resistance. The bad news is that it takes a considerable amount of time to etch down  $6\text{ }\mu\text{m}$ , the exposed sidewalls can contain defects that cause premature breakdown, and the etch can damage the surface of the  $\text{n}^+$  film making it more difficult to contact. In addition the geometry of the SD on sapphire causes current crowding making it difficult for it to carry large amounts of current. The good news for the SD on a GaN substrate is that no etching is required and the current carrying capacity is not limited by geometry. The bad news is that the substrate adds a series resistance to the device, thereby increasing  $R_{\text{ON}\cdot\text{sp}}$ .




Figure 3. Schematic diagrams of SDs with (a) front side contacts and an insulating substrate, and (b) backside contacts and a conducting substrate.

As shown in figure 4, the initial results for the  $i$ -V and C-V (red 100 Torr line only) were discouraging. The diodes did not even turn on until  $V > 10\text{ V}$  and the  $i$ -V curves had large hysteresis no matter what temperature they were measured at. In addition, the reverse C-V characteristics showed that the capacitance did not vary with the voltage and it was small, which is indicative of the material being an insulator. It was also difficult to impossible to make ohmic contacts to the films again suggesting they were insulators. The results were not affected by which substrate was used, or who grew the film, as films grown at the U.S. Army Research

Laboratory (ARL), State University of New York (SUNY)-Albany, Sandia National Laboratories, and Penn State all showed the same results.




Figure 4. Example of the initial (a)  $i$ -V and (b) C-V curves for films grown on any substrate.

We were able to make our films conducting by doping them slightly with Si using silane ( $\text{SiH}_4$ ) as the source in our MOCVD system. C-V measurements showed that the net n-type doping concentration was  $5.2 \times 10^{16} \text{ cm}^{-3}$ , and, as shown in figure 5a and table 2a, the representative diode had adequate characteristics. The forward voltage,  $V_F$ , the voltage when the current density of the diode is  $100 \text{ A/cm}^2$ , was 2.92 V. Although reasonable it suggests the diode is more resistive than one would predict from the doping concentration. That is, in fact, the case, as  $R_{\text{ON}\cdot\text{sp}} = 6.46 \text{ m}\Omega\cdot\text{cm}^2$ , which is the result of a lower than expected carrier mobility. This results in a low FOM =  $2.4 \text{ MW/cm}^2$  because the breakdown voltage,  $V_{\text{BR}} = 124 \text{ V}$ , is low due, in part, to the relatively high doping.




Figure 5. *i*-V curves for SDs fabricated from (a) MOCVD film Si-doped to  $5.2 \times 10^{16} \text{ cm}^{-3}$ , (b) HVPE GaN substrate doped  $1.6 \times 10^{16} \text{ cm}^{-3}$ , and (c) HVPE GaN substrate doped  $3.9 \times 10^{15} \text{ cm}^{-3}$ .

Table 2. Electrical parameters for SDs fabricated from (a) MOCVD film Si-doped to  $5.2 \times 10^{16} \text{ cm}^{-3}$ , (b) UID MOCVD film grown on sapphire at 500 Torr, (c) HVPE GaN substrate doped  $1.6 \times 10^{16} \text{ cm}^{-3}$ , and (d) HVPE GaN substrate doped  $3.9 \times 10^{15} \text{ cm}^{-3}$ .

<b><math>V_f</math> (100 A/cm<sup>2</sup>)</b>	<b>2.92 V</b>
<b>Ideality factor</b>	<b>3.69</b>
<b>Barrier height</b>	<b>0.84 eV</b>
<b>On resistance</b>	<b>6.46 mΩ·cm<sup>2</sup></b>
<b><math>J_{\text{leakage}}</math> (100 V)</b>	<b>365 mA/cm<sup>2</sup></b>
<b>Max reverse voltage</b>	<b>124 V</b>
<b>Max reverse current</b>	<b>845 mA/cm<sup>2</sup></b>
<b>FOM <math>V_B^2/R_{\text{on}}</math></b>	<b>2.4 MW/cm<sup>2</sup></b>
<b><math>n_d</math></b>	<b><math>5.2 \times 10^{16} \text{ cm}^{-3}</math></b>

(a)

<b><math>V_f</math> (100 A/cm<sup>2</sup>)</b>	<b>0.74 V</b>
<b>Ideality factor</b>	<b>1.02</b>
<b>Barrier height</b>	<b>0.94 eV</b>
<b>On resistance</b>	<b>0.29 mΩ·cm<sup>2</sup></b>
<b><math>J_{\text{leakage}}</math> (100 V)</b>	<b>0.26 mA/cm<sup>2</sup></b>
<b>Max reverse voltage</b>	<b>274 V</b>
<b>Max reverse</b>	<b>346 mA/cm<sup>2</sup></b>
<b>FOM <math>V_B^2/R_{\text{on}}</math></b>	<b>261. MW/cm<sup>2</sup></b>
<b><math>n_d</math></b>	<b><math>1.2 \times 10^{16} \text{ cm}^{-3}</math></b>

(b)

<b><math>V_f</math> (100 A/cm<sup>2</sup>)</b>	<b>.78 V</b>
<b>Ideality factor</b>	<b>1.11</b>
<b>Barrier height</b>	<b>0.88 eV</b>
<b>On resistance</b>	<b>0.96 mΩ·cm<sup>2</sup></b>
<b><math>J_{\text{leakage}}</math> (100 V)</b>	<b>22.72 mA/cm<sup>2</sup></b>
<b>Max reverse voltage</b>	<b>380 V</b>
<b>Max reverse current</b>	<b>72 A/cm<sup>2</sup></b>
<b>FOM <math>V_B^2/R_{\text{on}}</math></b>	<b>151. MW/cm<sup>2</sup></b>
<b><math>n_d</math></b>	<b><math>1.6 \times 10^{16} \text{ cm}^{-3}</math></b>

(c)

<b><math>V_f</math> (100 A/cm<sup>2</sup>)</b>	<b>1.72 V</b>
<b>Ideality factor</b>	<b>1.13</b>
<b>Barrier height</b>	<b>0.87 eV</b>
<b>On resistance</b>	<b>10.68 mΩ·cm<sup>2</sup></b>
<b><math>J_{\text{leakage}}</math> 100 V</b>	<b>0.01 mA/cm<sup>2</sup></b>
<b>Max reverse voltage</b>	<b>704 V</b>
<b>Max reverse current</b>	<b>1.10 mA/cm<sup>2</sup></b>
<b>FOM <math>V_B^2/R_{\text{on}}</math></b>	<b>46.4 MW/cm<sup>2</sup></b>
<b><math>n_d</math></b>	<b><math>3.9 \times 10^{15} \text{ cm}^{-3}</math></b>

(d)

The values of other parameters used to characterize SDs are consistent with the analysis that the material could be highly compensated, which would account for the low electron mobility. One of these values is the semiconductor ideality factor,  $n$ . It appears in the equation for the forward current in the diode,

$$i \approx I_0 e^{-qV/nkT}, \quad (5)$$

where  $I_0$  is the ideal reverse saturation current,  $q$  is the charge on an electron,  $k$  is Boltzmann's constant, and  $T$  is the absolute temperature.  $n$  is used to account for imperfections in the conducting process such as generation-recombination centers in the depletion region. For the

ideal diode,  $n = 1$ , and diode quality is measured by how close the experimental value approaches it. The experimental value of 3.69 for this diode is very large, and it suggests that GaN contains a large number of detrimental electrically active point defects.

Another parameter used to assess the diode quality is the barrier height,  $\phi_b$ . The ideal value is the difference between the Fermi energies of the metal and semiconductor, but defects, such as those that enable tunneling through the barrier created by the Fermi level difference, cause the experimental value to be smaller. The value for this diode is 0.84, which is adequate, but a little low. This supports the hypothesis that the material does contain a number of electrically active point defects.

A search of the literature suggested that C was the culprit, as a theoretical analysis showed it can act as a deep acceptor 0.90 eV above the valence band (7). It is difficult to tie this down because C is amphoteric in that it could substitute for an N atom and act as an acceptor or substitute for a Ga atom and act as a donor. Which site it is more likely to occupy depends on where  $E_F$  lies. When  $E_F$  is small, C is more likely to occupy a Ga site and act as a donor. On the other hand, when  $E_F$  is large, as it is in n-type material, C is more likely to occupy a N site and act as an acceptor, i.e., C tends to compensate the dopant whether it is a donor or an acceptor.

The likely source for the C is the organometallic, trimethyl gallium  $[(CH_3)_3Ga]$ , which is the source for the Ga used to grow the films. It is more of a problem for GaN than for GaAs because, as noted earlier, GaN has to be grown at a higher temperature.

A search of the literature showed experimentally that C can become incorporated to concentrations  $>10^{16} \text{ cm}^{-3}$  for MOCVD films grown on sapphire (8, 9), as determined by secondary ion mass spectroscopy (SIMS). However, it can be reduced by growing the films at higher pressures. It was hypothesized that the lower C incorporation is due to the material being of better crystal quality when it is grown at the higher pressure, as the grain size is larger and the dislocation concentration is smaller (8). That the crystal quality plays a role in the incorporation of C is supported by the observations that  $5 \times 10^{16} \text{ cm}^{-3}$  of C was incorporated into a film grown on sapphire, while under the same growth conditions the C concentration was at or below the concentration level (1) that can be detected by SIMS (10), which is 1 to  $2 \times 10^{16} \text{ cm}^{-3}$  for films grown on HVPE GaN substrates that contain  $\sim 10^3$  fewer dislocations.

This issue was not clarified earlier because device structures grown for blue/UV detectors and emitters or RF HEMTs are always doped at levels  $>10^{17} \text{ cm}^{-3}$ . This is somewhat like discovering there are small leaks in a system after one has fixed the larger ones! Also, most growers for these devices grow at the lower pressure of 100 Torr, because the growth rate is faster. This rate has been attributed to more pre-reactions in the gas phase before the nutrients reach the growth surface, since the number of molecular collisions is proportional to the pressure (11).



Further testing suggests that background C is indeed the problem, as the results for devices fabricated from films grown at 500 Torr listed in table 2b and the C-V curve (blue line) in figure 4b are consistent with our hypothesis. The C-V curve is typical for a semiconductor diode in that the capacitance decreases as the reverse bias increases. It was also used to determine the carrier concentration of  $1.2 \times 10^{16} \text{ cm}^{-3}$ .  $V_F = 0.74 \text{ V}$  suggests that the electron mobility is higher because there are fewer detrimental point defects. This is further confirmed by a low  $R_{\text{ON-sp}} = 0.29 \text{ m}\Omega \cdot \text{cm}^2$ , which along with a  $V_{\text{BR}} = 274 \text{ V}$  yields an  $\text{FOM} = 261 \text{ MW/cm}^2$ , which is more than  $10^2$  larger than it was for the intentionally Si-doped sample with a film grown at 100 Torr.  $V_{\text{BR}}$  is lower than expected, but that could be due to the fact that the device was a front-side diode that had to be etched. Also, with  $n = 1.02$  and  $\phi_b = 0.94 \text{ eV}$ , the diode almost has an ideal metal semiconductor interface.

Thinking there would be less C in the HVPE substrates because the Ga source does not contain C—the source is gallium chloride (GaCl)—we fabricated SDs directly on the substrates. The results shown in figure 5b and table 2c are very encouraging. The first substrate was found to have a doping concentration of  $1.6 \times 10^{16} \text{ cm}^{-3}$  from C-V measurements, and  $V_F = 0.78 \text{ V}$ . Though larger than the value found for the diode that was fabricated from the GaN film grown at 500 Torr, it is still considered to be a good value. The larger voltage is probably due to the series resistance of the substrate, and this is confirmed in the value of  $R_{\text{ON-sp}} = 0.96 \text{ m}\Omega \cdot \text{cm}^2$ . Even though  $V_{\text{BR}} = 380 \text{ V}$  is larger than it was for the high pressure film growth, the  $\text{FOM} = 151 \text{ MW/cm}^2$  is smaller due to the larger  $R_{\text{ON-sp}}$ . The ideality factor,  $n = 1.11$ , is a little larger and the barrier height,  $\phi_b = 0.88 \text{ eV}$ , is a little smaller implying that the metal-semiconductor interface, while good, is not as good as it was for the high pressure growth diode. This is probably due to the fact that the semiconductor surface was a polished surface, as opposed to a virgin film surface, so it is likely the interface contained a few more defects.

To try to increase the breakdown voltage, we searched for a substrate with a lower doping level so the  $\xi$ -field in the depletion layer for a given voltage would be lower. We found one with a net carrier concentration of  $3.9 \times 10^{15} \text{ cm}^{-3}$  using C-V measurements. We were able to achieve  $V_{\text{BR}} = 704 \text{ V}$ , but that came at a cost of increased  $R_{\text{ON-sp}} = 10.68 \text{ m}\Omega \cdot \text{cm}^2$  due to the larger series resistance of the lower doped substrate. The higher resistance is also reflected in the larger  $V_F = 1.72 \text{ V}$  and the smaller  $\text{FOM} = 46.4 \text{ MW/cm}^2$ . The values of  $n = 1.13$  and  $\phi_b = 0.87 \text{ eV}$  are virtually the same as they were for the higher doped sample, suggesting that the doping level is not a factor that affects them.

The values listed thus far have been for the better diodes; they are not necessarily representative, as there are large variations across the wafer. To illustrate this, we first turn to the layout of the diodes in a  $2 \times 2 \text{ mm}$  cell shown in figure 6a. Each cell contains forty-two  $30 \text{ }\mu\text{m}$ , twenty  $100 \text{ }\mu\text{m}$ , twelve  $200 \text{ }\mu\text{m}$ , and ten  $300 \text{ }\mu\text{m}$  devices, and each  $1 \times 1 \text{ cm}$  GaN wafer contains a  $4 \times 4$  array of cells as shown in figure 6b. The crystals were also divided up into four areas, as shown in figure 6c, that were individually interrogated using x-ray rocking curve, scanning electron microscopy (SEM), and atomic force microscopy (AFM) analysis. The samples with GaN films

grown on sapphire wafers were quartered as shown in figure 6d, and the four regions in each quarter with equal areas except for Area I, which is larger, that were individually investigated using x-ray rocking curves, SEM, and AFM are also delineated.




Figure 6. (a) Layout of the diodes in a unit cell. (b) Layout of the cells on  $\sim 1 \times 1$  cm wafer. (c) The four quarters of a  $1 \times 1$  cm wafer. (d) The four quarters of a 2 in diameter wafer, and the four quarters within a quartered wafer.

The values for the largest  $V_{BR}$  in each cell for each diode diameter of 30, 100, 200, or 300  $\mu\text{m}$  are listed sequentially in table 3a, and the largest FOMs are listed in table 3b for the diodes fabricated on the more lightly doped HVPE GaN substrate. The diode with the largest  $V_{BR} = 704 \text{ V}$  is the 100- $\mu\text{m}$  diode in the upper left cell outlined in red. The maximum  $V_{BR}$  for the diodes with other diameters are 504 V (30  $\mu\text{m}$ ), 554 V (200  $\mu\text{m}$ ), and 506 V (300  $\mu\text{m}$ ). The 100- $\mu\text{m}$ -diameter diode has the largest value, 11 out of 15 times. We hypothesize this is the case because the larger diodes are more likely to lie above a defect that can cause premature breakdown. This, in fact, was shown to be the case for SiC diodes being fabricated ~10 years ago. The smallest diode does not have the largest  $V_{BR}$  because it has the largest circumference to area ratio, and devices are more likely to break down at the edges. The maximum  $V_{BR}$  for the 100- $\mu\text{m}$  diodes ranges from 704 to 165 V, and the average is 416 V. One cannot completely rule out process variations, but it is much more likely that these large variations are due to material variations across the wafer.

The diode with the maximum FOM is the 30- $\mu\text{m}$  diode in the same cell, and its value is  $103 \text{ MW/cm}^2$ . This is a result of its  $R_{ON-sp}$  being smaller, which is somewhat deceptive because the calculations do not take into account the current spreading between the Schottky and backside contacts, and the spreading is the largest in the smallest diodes. This is probably why the 30- $\mu\text{m}$  diode has the largest value, 13 out of 15 times. Again there is a large variation, as the lowest value is 8.9, and the average is  $39.7 \text{ MW/cm}^2$ . The maximum values for the other diodes are 46.4 (100  $\mu\text{m}$ ), 11.6 (200  $\mu\text{m}$ ), and 6.0 (300  $\mu\text{m}$ ).

Table 3. The maximum values for (a)  $V_{BR}$  and (b) FOM in each cell of each diode diameter of 30, 100, 200, or 300  $\mu\text{m}$ .

	1	2	3	4
1	306 352 341 407	504 704 503 506	278 406 354 375	
2	165 356 355 331	229 405 400 401	207 409 352 402	456 605 514
3	311 412 243 458	250 401 354 368	350 508 402 502	308 558 554
4	228 253 304 252	407 508 411 368	313 355 467 354	306 402 301

(a)

	1	2	3	4
1	34.8 11.6 4.9 3.8	103. 46.4 11.6 6.0	23.0 12.5 3.2 3.0	
2	8.9 12.8 5.6 3.8	16.8 15.7 6.6 3.6	13.7 16.6 5.4 3.9	62.4 33.9 9.6
3	40.0 17.8 2.9 5.3	27.1 17.4 5.6 3.4	44.7 25.2 7.3 7.1	31.1 28.9 12.7
4	30.8 7.3 4.3 1.6	80.6 31.1 8.7 3.7	40.1 15.9 9.9 3.3	38.9 18.5 4.6

(b)

The distribution of  $V_{BR}$  for the more heavily and more lightly doped GaN substrates are shown in figure 7. For the more heavily doped substrate, which has the smaller  $V_{BR}$ , the smallest diode has the largest values. For the more lightly doped sample the larger diodes have the larger  $V_{BR}$ , suggesting a larger circumference to area ratio has a more detrimental effect at higher  $V_{BR}$ .




Figure 7. The distribution of  $V_{BR}$  for diodes with different diameters for the (a) more heavily, and (b) more lightly doped GaN substrate.

The plots of  $\phi_b$  versus  $n$  for the more heavily and more lightly doped GaN substrates are shown in figure 8. In general, the barrier heights and ideality factors correlate in that the diodes with the larger  $\phi_b$  have the smaller  $n$ . The more heavily doped substrate has more data points near the ideal values, indicating its crystal quality or preparation was better. Also, the parameters appear to be less diameter dependent suggesting the crystal has better quality.




Figure 8. Plot of  $\phi_b$  vs.  $n$  for diodes with different diameters for the (a) more heavily and (b) more lightly doped GaN substrate.

The x-ray rocking curve analysis in figure 9 also shows that the more heavily doped GaN substrate has better crystal quality in that the rocking curve peak widths are thinner. The variation in the asymmetric peak widths also shows that the crystal quality is not uniform, and that the more heavily doped wafer appears to have the greatest variation. However, the apparent crystal quality does not correlate well with the regions where the largest breakdown voltages, as indicated by the shaded cells, occur. It is likely this is due to the fact that the x-ray line, whose dimensions are  $3 \times 0.35$  mm, samples an area that is too large. We will continue to use x-ray rocking curves to monitor crystal quality, but we plan to try to correlate the device properties with the distribution of individual dislocations as determined by non-destructive electron channeling contrast imaging (ECCI), AFM, Kelvin probe, and cathodoluminescence (CL), and destructive etch pit analysis.




Figure 9. The x-ray rocking curve peak widths for the symmetric and asymmetric reflections in each of the four quarters of the wafer for the (a) more heavily and (b) more lightly doped GaN substrates.

### 3.2 Ion Implantation

Schottky diodes, especially at larger  $V_{BR}$ , have a tendency to have large leakage currents. This problem to some extent has been addressed for Si and SiC diodes by creating the junction barrier Schottky (JBS) diode in which the diode acts like a SD with a small  $V_F$  under forward bias and like a p-n diode with a low leakage current under reverse bias. They are made by ion implanting p-type channels into the  $n^-$  drift layer that are  $\sim 3$   $\mu\text{m}$  apart. The challenge is to be able to activate the implants and remove the implant damage. The process requires high annealing temperatures,  $T_A$ , and at these high temperatures N can preferentially evaporate and destroy the surface. We have developed an AlN annealing cap that to some extent avoids this and are in the

process of obtaining a patent for it. We obtained a good result for activating the n-type dopant Si with 70% activation at 1250 °C (12).

However, we were unable to replicate these good results for magnesium (Mg) p-type implantation. When we implanted the UID sample with Mg, we were unable to make it p-type by annealing it, and when we implanted a sample that was already doped with Mg *in situ*, the hole concentration dropped. Using transmission electron microscopy (TEM), we discovered that stacking faults (figure 10a) were formed by the implant/anneal process, and that they could not be annealed out. This suggests that the Mg implant stabilizes the stacking fault. We performed density functional theory (DFT) calculations on the electronic effects of the stacking faults and found that they created deep donor states 0.7–0.8 eV above the valence band, as illustrated in figure 10b. They can act as acceptor traps, which can account for the decrease in the hole concentration in the implanted samples. This work has been submitted for publication (13).




Figure 10. (a) TEM of a stacking fault produced by ion implantation and (b) the deep donor state associated with them as predicted by our DFT modeling.

We were successful in using our implant process for n-type implants to lower the specific contact resistance,  $\rho_c$ , to n-type samples (14). This will not have implications for SD technology because the regions that are contacted are heavily doped, but for HPE HEMT technology it could be a great benefit because contacts are made to a low doped region. The regions where the contacts are made could be locally doped using ion implantation, which enables the contact to have a lower resistance. In one set of samples we made shallow Si implants beneath the regions where the contact pads were to be evaporated into two wafers; one was *in situ* doped to  $3.56 \times 10^{17} \text{ cm}^{-3}$ , and the other was doped to  $6.67 \times 10^{16} \text{ cm}^{-3}$ . The other set of samples was not implanted. Both sets of samples were capped and annealed at  $T_A$  from 1100–1250 °C for 2, 5, or 10 min, and then the cap was selectively removed in warm potassium hydroxide (KOH). Titanium (Ti)/Al contact metals were evaporated, and then they were annealed for 5 min at



730 °C to form the contact. In the results shown in figure 11, the implanted samples had a smaller  $\rho_c$  in those that were annealed at  $T_A > 1100$  °C, and the best results were obtained for the samples annealed at 1200 °C for 10 min. We achieved the lowest contact resistance on record with a value of  $2.2 \times 10^{-8} \Omega \cdot \text{cm}^2$  for the sample doped to  $3.56 \times 10^{17}$ . Mr. Cuong Nguyen reported on this work at the International Semiconductor Device Research Symposium, where he won the best student poster award.




Figure 11. Contact resistance plotted as a function of the annealing temperature for a sample doped to (a)  $3.56 \times 10^{17}$  or (b)  $6.67 \times 10^{16} \text{ cm}^{-3}$ . Broken lines (---) represent implanted samples; solid lines (—) represent samples that were not implanted. Circles (○●) represent samples annealed for 2 min, squares (□■) for 5 min, and triangles (△▲) for 10 min.

### 3.3 HPE HEMTs

As mentioned in section 1, the attraction of HPE HEMTs like the one displayed in figure 11 is that they should have a smaller  $R_{\text{ON},\text{sp}}$  due in part to the high electron mobility in the 2DEG. Recently, researchers at Panasonic have achieved  $R_{\text{ON},\text{sp}} = 2.6 \text{ m}\Omega \cdot \text{cm}^2$  with a HEMT that had a  $V_{\text{BR}} = 800 \text{ V}$ , and researchers at IMEC (15) achieved an even smaller  $R_{\text{ON},\text{sp}} = 1.25 \text{ m}\Omega \cdot \text{cm}^2$  with a device that had  $V_{\text{BR}} = 580 \text{ V}$ . These values are almost an order of magnitude less than those of comparable SiC MOSFETs. The results are made even more impressive by the fact that they were fabricated on device structures grown on Si, which has an even larger mismatch than sapphire. The attraction of the Si substrate, of course, is that it is much less expensive and very large diameter wafers are available. However, these devices still have reliability issues. It is also difficult to make a normally-off device, but the record setting IMEC HEMT is a normally-off device. The devices are also lateral devices with front side contacts, which should limit the ability to achieve large breakdown voltages and high current carrying capacities. However,

Panasonic has achieved  $V_{BR} = 10.4$  kV, and scientists at Furukawa Electric have achieved  $i = 120$  A with  $V_{BR} > 1.8$  kV, while researchers at Sankin have obtained  $i = 170$  A with  $V_{BR} = 750$  V.

In our initial studies we have learned how to fabricate HEMTs from device structures grown on sapphire and Si because they are the cheaper substrates, and so we can compare our results with those in the literature. We have been able to demonstrate we have 2DEGs in both structures, and we have fabricated and tested devices. For the devices fabricated on sapphire we achieved a 2DEG carrier concentration of  $2 \times 10^{13} \text{ cm}^{-2}$ , which is a good result. As expected, the 2DEG concentration in the devices on Si were lower, about an order of magnitude, because the device structure on Si contains more defects due, in part, to the lattice mismatch. The devices on the Si substrates also had a larger gate leakage and a smaller transconductance. Note in figure 12, that people have to go to extraordinary measures to reduce the effects of the lattice mismatch by growing a transition AlGa<sub>N</sub> buffer layer.




Figure 12. Schematic of a lateral high power electronic HEMT.

Now that we have established that we can fabricate HEMTs, we will begin to fabricate them on HVPE substrates, and, if that proves to be beneficial, we will then try to make them using the high quality crystals from Poland. Since the GaN substrates are conducting substrates, we will also attempt to make vertical devices.

---

## 4. Future Work

---

Looking to the future, we expect to expand our GaN work to include AlGa<sub>N</sub> because AlN has significantly better parameters than either GaN or SiC. Because  $E_G = 6.2$  eV for AlN is almost twice that of the other two, its  $\xi_C = 11.7$  MV/cm (16) is much larger. This is offset to some extent by its smaller electron mobility, thought to be  $426 \text{ cm}^2/\text{V}\cdot\text{s}$  (17), but it still has a much

higher FOM, as shown in figure 13, because the  $FOM \propto V_{BR}^2$ . There is some concern that the Si donor level is too deep, but it has recently been determined to have a depth of only 65–75 meV (18), which is significantly smaller than the depth of the Mg acceptor in GaN, which is ~120 meV. Also, high quality crystals are already being grown because it is actually easier to grow them than GaN crystals, due to the fact that the N vapor pressure is much less than it is for GaN – the Al-N bond is much stronger. Most likely there will be compromises and AlGaIn will be used. AlGaIn is not lattice matched to either GaN or AlN crystals, so it is essential that we learn how to grow AlGaIn on GaN like they do SiGe on Si, be it by graded junction or a stepped superlattice (6).




Figure 13. Plot of the ideal breakdown voltage as a function of the specific on resistance for AlN, as well as for Si, SiC, and GaN.

## 5. Conclusions

Great strides have been made in the fabrication and understanding of the operation of SDs. We achieved our goal of making diodes with  $V_{BR} > 600$  V, which is the first plateau for HPE diodes; e.g., it is the buss voltage for DC → AC inverters in electrical vehicles. The largest value we obtained was  $V_{BR} = 704$  V. We believe we are within reach of the record-setting work done by

researchers in Japan working over a number of years (*I*), and we hope to be able to meet or exceed their values of  $V_{BR} = 1100$  V and  $FOM = 1.7$  GW/cm<sup>2</sup>, which is much better than the best achieved for SiC, and it even exceeds the best theoretical value.

Two key issues have been identified for us to be able to match or exceed these results. They are the C-background doping in MOCVD grown films and a high substrate resistance. It has been demonstrated that background C in MOCVD films acts as an acceptor that compensates the Si n-type dopant, and the concentration is well in excess of  $10^{16}$  cm<sup>-3</sup>, which is the net donor concentration that must be reached to obtain  $V_{BR} \sim 1000$  V. We have found through literature searches and experimentation that we should be able to reduce the C concentration below  $10^{16}$  cm<sup>-3</sup> by growing the GaN films at a higher pressure and growing them with fewer dislocations by growing them on GaN substrates. HVPE substrates and films grown on them have dislocation densities of  $\sim 10^6$  /cm<sup>2</sup> compared to  $\sim 10^9$  /cm<sup>2</sup> dislocations in films currently being used. Single crystal substrates that we are in the process of purchasing from a company in Poland have only  $\sim 10^3$  /cm<sup>2</sup>. Our smaller FOMs were due to a larger substrate resistance. We will be working with Kyma Technologies on growing more heavily doped HVPE substrates with funds from their Phase II Small Business Innovation Research (SBIR) contract. The crystals we have on order from Poland are conductive.

In supporting work we were unable to use the annealing process we are patenting to activate implanted p-type dopants, which is required to fabricate traditional JBS diodes with lower leakage currents than SDs. We showed experimentally that the ion implant process creates stacking faults, and the Mg dopants appear to stabilize them. We also theoretically showed that the stacking faults create deep donors that compensate the acceptors. However, we were able to improve the contact resistance for n-type contacts, achieving a record low value of  $2.2 \times 10^{-8} \Omega \cdot \text{cm}^2$ . While this will not benefit SD work because the contact region is heavily doped, it could significantly improve operation of HPE HEMTs that we plan to make in the future. Currently, contacts are being made to low doped material. Using ion implantation, one can locally dope the contact region.

In parallel with demonstrating competitive SDs, we plan to fabricate and test HPE HEMTs that the Japanese have already showed have lower  $R_{ON-sp}$  than comparable SiC MOSFETs. We have begun the process and have demonstrated we can fabricate reasonably good HEMTs using sapphire and Si substrates. We anticipate that we will be able to greatly improve them using HVPE and solution grown GaN substrates. Looking out further, we plan to investigate AlGaN for higher power applications. The much larger  $\xi_C$ , a reasonable electron mobility and donor depth, and the availability of high quality AlN crystals suggest this should be a good investment.

Exploiting the multi-scale modeling program, we also hope to learn how to grow AlGaN on GaN in such a way that the mismatch dislocations are confined to the region near the substrate/film interface away from the top surface where the critical parameters are the most sensitive to the negative effects of crystalline defects.

---

## 6. References

---

1. Saitoh, Y.; Sumiyoshi, K.; Okada, M.; Horii, T.; Miyazaki, T.; Shiomi, H.; Ueno, M.; Katayama, K.; Kiyama, M.; Nakamura, T. *Appl. Phys. Exp.* **2010**, *3*, 081001.
2. Ha, S.; Skowronski, M.; Lendenmann, H. *J. Appl. Phys.* **2004**, *96*, 393.
3. Karpinski, J.; Jun, J.; Porowski, S. *J. Crystal Growth* **1984**, *66*, 1.
4. Fujito, K.; Kubo, S.; Nagaoka, H.; Mochizuki, T.; Namita, H.; Nagao, S. *J. Crystal Growth* **2009**, *311*, 3011.
5. Dwilinski, R.; Doradzinski, R.; Garczynski, J.; Sierzputowski, L. P.; Puchalski, A.; Kanbara, Y.; Yagi, K.; Minakuchi, H.; Hayashi, H. *J. Crystal Growth* **2009**, *311*, 3015.
6. LeGoues, F. K.; Meyerson, B. S.; Morar, J. F. *Phys. Rev. Lett.* **1991**, *66*, 2903.
7. Lyons, J. L.; Janotti, A.; Van de Walle, C. G. *Appl. Phys. Lett.* **2010**, *97*, 152108.
8. Wickenden, A. E.; Koleskel, D. D.; Henry, R. L.; Twigg, M. E.; Fatemi, M. *J. Crystal Growth* **2004**, *260*, 54.
9. Hashimoto, S.; Yoshizumi, Y.; Tanabe, T.; Kiyama, M. *J. Crystal Growth* **2007**, *298*, 871.
10. Koleske, D. D.; Wickenden, A. E.; Henry, R. L.; Twigg, M. E. *J. Crystal Growth* **2002**, *242*, 55.
11. Creighton, J. R.; Breiland, W. G.; Coltriin, M. E.; Pawlowski, R. P. *Appl. Phys. Lett.* **2002**, *81*, 2626.
12. Hager, IV, C. E.; Jones, K. A.; Derenge, M. A.; Zheleva, T. S. *J. Appl Phys.* **2009**, *105*, 033713.
13. Batyrev, I. G.; Sarney, W. L.; Zheleva, T.; Nguyen, C.; Rice, B. M.; Jones, K. A. to be published in *Phys. Stat. Sol.*
14. Nguyen, C.; Shah, P.; Leong, E.; Derenge, M.; Jones, K. *Sol. State Electronics* **2010**, *54*, 1227.
15. Medjdoub, F.; Derluyn, J.; Cheng, K.; Leys, M.; Degroote, S.; Marcon, D.; Visalli, D.; Van Hove, M.; Germain, M.; Borghs, G. *IEEE Elect. Dev. Lett.* **2010**, *31*, 111.
16. Visalli, D.; Van Hove, M.; Derluyn, J.; Degroote, S.; Leys, M.; Cheng, K.; Germain, M.; Borghs, G. *Jap. J. Appl. Phys.* **2009**, *48*, 04C101.

17. Cao, X. A.; Lu, H.; LeBoeuf, S. F.; Cowen, C.; Arthur, S. D. *Appl. Phys. Lett.* **2005**, *87*, 053503.
18. Taniyasu, I. Y.; Kasu, M.; Makimoto, T. *Appl. Phys. Lett.* **2002**, *81*, 1255.

---

## List of Symbols, Abbreviations, and Acronyms

---

2DEG	two-dimensional electron gas
AFM	atomic force microscopy
Al	aluminum
Al <sub>2</sub> O <sub>3</sub>	sapphire
AlGaN	aluminum gallium nitride
AlN	aluminum nitride
ARL	U.S. Army Research Laboratory
As	arsenic
AsH <sub>3</sub>	arsine
C	capacitance
C	carbon
[(CH <sub>3</sub> ) <sub>3</sub> Ga]	organometallic, trimethyl gallium
CL	cathodoluminescence
DFT	density functional theory
DRI	Director's Research Initiative
DSI	Director's Strategic Initiative
ECCI	electron channeling contrast imaging
E <sub>F</sub>	Fermi energy
E <sub>G</sub>	energy gap
FOM	figure of merit
GaAs	gallium arsenide
GaCl	gallium chloride
GaN	gallium nitride
Ge	germanium

H	hydrogen
HEMT	high electron mobility transistor
HPE	high power electronic
HVPE	hydride vapor phase epitaxy
$i$	current
$I_o$	ideal reverse saturation current
JBS	junction barrier Schottky
k	Boltzmann's constant
KOH	potassium hydroxide
LAGB	low angle grain boundary
MBE	molecular beam epitaxy
Mg	magnesium
MOCVD	metal-organic chemical vapor deposition
MOSFET	metal-oxide-semiconductor field effect transistor
$N_2$	nitrogen
$n$	semiconductor ideality factor
$n_{dmx}$	theoretical maximum donor doping concentration for a given $V_B$
$NH_3$	ammonia
O	oxygen
q	charge on an electron
RF	radio frequency
RFOM	relative figure of merit
$R_{ON-sp}$	specific on-resistance
SBIR	Small Business Innovation Research
SD	Schottky diode
SEM	scanning electron microscopy
Si	silicon



SiC	silicon carbide
SiGe	silicon-germanium
SiH <sub>4</sub>	silane
SIMS	secondary ion mass spectroscopy
SiO <sub>2</sub>	silicon dioxide
SUNY	State University of New York
T	temperature
T <sub>A</sub>	annealing temperature
Ti	titanium
UID	unintentionally doped
UV	ultraviolet
V	voltage
V <sub>B</sub>	breakdown voltage
W <sub>B</sub>	depletion layer width at breakdown
ξ <sub>C</sub>	critical electric field
ε	electric permittivity
ϕ <sub>b</sub>	Schottky diode barrier height
ρ <sub>c</sub>	specific contact resistance
μ	electron mobility

No of.  
Copies   Organization

1 (PDF ONLY)	ADMNSTR DEFNS TECHL INFO CTR ATTN DTIC OCP 8725 JOHN J KINGMAN RD STE 0944 FT BELVOIR VA 22060-6218
1 HC	US ARMY RSRCH LAB ATTN RDRL CIM G T LANDFRIED BLDG 4600 ABERDEEN PROVING GROUND MD 21005-5066
3 HCs	US ARMY RSRCH LAB ATTN IMNE ALC HRR MAIL & RECORDS MGMT ATTN RDRL CIM L TECHL LIB ATTN RDRL CIM P TECHL PUB ADELPHI MD 20783-1197
15 HCs	US ARMY RSRCH LAB ATTN RDRL SED E KENNETH A. JONES 2800 POWER MILL ROAD ADELPHI MD 20783
TOTAL:20 (1 ELEC, 19 HCs)	